Brief Introduction
Maven SiliconDescription
This Verification Methodology course starts with a good overview and explains the need of verification. Then it explains the functional verification process, testbench architecture and constraint random coverage driven verification methodology in detail. Finally, it walks you through all the verification methodologies like linting, code coverage, functional coverage, verification planning & management and Assertion Based verification and give you a good exposure how we verify RTL design thoroughly.
Course Agenda:
Why Verification?
Functional Verification
Verification process
Reusable Testbench
Testbench Architecture
Directed Vs Random
CRCDV
RTL – FV Methodologies
Requirements
- Requirements
- Any electronics/electrical engineering graduate with a good knowledge in Digital Electronics and VLSI Design flow.
- Knowledge in RTL design using HDL is an added advantage.