Search result for Static timing analysis Online Courses & Certifications
FollowFilter ![]()
Filter ![]()
Showing 5 courses
By Category ![]()
By Subject![]()
By Language![]()
By Duration![]()
By Price![]()
Get Course Alerts by Email
VSD - Static Timing Analysis - I
by Kunal Ghosh- 4.3
-
![]()
![]()
![]()
![]()
![]()
3.5 hours on-demand video
VLSI - Essential timing checks Static timing analysis comprises broadly for timing checks, constraints and library. So we decided to have it in 3 parts and this is part I - Essential timing checks. This course will give an eagle's eye to every timing check that is being performed in current industries for sign-off....
$16.99
VSD - Static Timing Analysis - II
by Kunal Ghosh- 4
-
![]()
![]()
![]()
![]()
![]()
4 hours on-demand video
VLSI - Analyse your chip timing for free In static timing analysis - part 1 course, we introduced you to basic and essential timing checks, like cppr, gba, pba, etc. I am using this tool in this course for explaining the concepts from STA-part 1 and also for some interface analysis that we will be looking in this course....
$14.99
VSD - Circuit Design & SPICE Simulations - Part 1
by Kunal Ghosh- 4.3
-
![]()
![]()
![]()
![]()
![]()
4 hours on-demand video
So, you are a professional in VLSI, doing tons of tapeouts and accurate timing analysis. " "How do you verify, if what you are doing in static timing analysis, is correct? This course has answers to almost all questions that you might have as a serious timing analyst...
$14.99
VSD - Clock Tree Synthesis - Part 2
by Kunal Ghosh- 4.2
-
![]()
![]()
![]()
![]()
![]()
4 hours on-demand video
5) Static timing analysis with real clocks...
$14.99
VLSI CAD Part II: Layout
by Rob A. Rutenbar- 4.8
-
![]()
![]()
![]()
![]()
![]()
Approx. 24 hours to complete
Our focus in this part of the course is on the key logical and geometric representations that make it possible to map from logic to layout, and in particular, to place, route, and evaluate the timing of large logic networks. Topics covered will include: technology mapping, timing analysis, and ASIC placement and routing. Timing Analysis...
